Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How Could I Design a Logic Circuit That Counts the Number of 1s in a PROM?

hpfake

Newbie
Joined
Oct 3, 2021
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
How Could I Design a Logic Circuit That Counts the Number of 1s in a PROM?
 
Last edited:

danadakk

Advanced Member level 4
Joined
Mar 26, 2018
Messages
1,278
Helped
231
Reputation
476
Reaction score
275
Trophy points
83
Activity points
5,890
You want processor less design ?

Either way you need an address generator and then a decoder for each address
that indicates #1's at that address and take that result and add it to total.....

Program example -



Verilog example (hardware) -



You can use this to convert Verilog code back to schematic -



Regards, Dana.
 
Last edited:

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
20,531
Helped
4,463
Reputation
8,935
Reaction score
4,496
Trophy points
1,393
Activity points
135,752
Hi,

I guess this is a school project.
So what hardware do you have?
What programming language do you use?
What size and irganisation is the PROM?
What interface does it use?
Do you ave any timing requirements?

Klaus
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top