Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How ASICS are tested?

Status
Not open for further replies.

manish12

Advanced Member level 3
Joined
Nov 21, 2006
Messages
983
Helped
66
Reputation
132
Reaction score
33
Trophy points
1,308
Activity points
6,117
I want to know how ASICS are tested?
Kindly specify in testing methodology and papers. Kindly send papers if you have.
 

What you want to know?
Tester for ASIC or insert DFT for ASIC?
 

i want know , how asics are tested, like iddq testing for detecting the physical defect in the chip are used.
similarly what methods for asics testing we use ?
 

SCAN chain, BURN-IN, BIST insertion, IDDQ, BoudaryScan ...
 

For analog test, it is decided by designers for a specific design.
 

hellow,

You can test the ASICs using FPGA boards also, before going to final fabrication usually now a days people are testing on the FPGA based boards, so that they can see the performance on the real time boards, How it works ????
These boards are usuallt called ASIC prototyping boards.
One of such I know is from Hardi Electronics Sweden
Web link www.hardi.com
I am attaching some pdfs also , that might help
give me ur feedback about these boards , or let me know if you have any queries related to that boards...

with regards
 

Go to **broken link removed**
Look at the DFT links, under DFT courses, you would find good references on the topic.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top