Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In most of the cases yes. but a lot depends on the synthesis tool u use for fpga. ASIC and FPGA synthesis is not much differenr but the processes used are. As such the FPGA code may be used for ASIC synthesis but will not be very optimal in general.
The synthesis primitives/libraries will be different depending on the foundry.
How asic synthesis and fpga synthesis are different?
<Yes, They are different software, but I think the main idea below them are same. They are all timing driven.
In fact, FPGA synthesiser is more simpler than asic ones. I think, this is because FPAG is more flexible and we can do most test-change-test cycle. But ASIC is expensive and cannot be changed afte tape-out.So we must be careful and do more detailed analysis or we will be fired.
FPGA is also a kind of asic made by gaint vendors. They have good reliability. But ASIC, you have to do more things to guarantee your asics go right like DFT, ATPG or MBIST.
does fpga synthesis code works for asic?
>If your codes is library dependent, you can use them both for FPGA or ASIC. Else , if your code is library sensitive, they must be changed. For Example , if your design have memories or other IPs inside. You must
change your code, for Xilinx memory is different from an TSMC ones.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.