Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

hot can i make a memory segment accessible with a control signal??

Status
Not open for further replies.

Dasco

Junior Member level 2
Joined
Jul 21, 2008
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,435
Hello all,

I want to be able to enable and disable memory segments with control signals.
example:
making 0x0800 0000 to 0x0900 0000 accessible with test_signal_1 == 1
how can i do that ( in verilog but VHDL is ok too) ??
thanks in advance for any reply
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top