anandmanivannan
Newbie level 4
I have flops in the design whose clocks are gated by other flop outputs. Due to this, hold violations occur during ATPG.
What are the precautions that we should take when we use a clock that is gated by flip flop outputs.
What are the precautions that we should take when we use a clock that is gated by flip flop outputs.