Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

hold analysis during synthesis

Not open for further replies.


Advanced Member level 3
Oct 3, 2011
Reaction score
Trophy points
Activity points
How to dump the hold report during synthesis. Which command and what options to be used? Is it necessary to do hold analysis during synthesis? How can hold violation be fixed during synthesis?
Last edited by a moderator:

Hold reports are not generated during synthesis. But you can have a look by using -min option with the report_timing command...
So hold report can be generated during synthesis by putting report_timing with -min option. Is not it?

How does this hold report generated during synthesis help? How can we fix hold violations during synthesis?


Even if you fix the hold violations in the synthesis stage, they may arise in the PnR flow. The true status of the hold violations will be available only after CTS since we use ideal clock till then. Usually, hold violations can be fixed by inserting delay elements in the data path. So we are least bothered about hold violations in the synthesis stage. What we worry about in the synthesis stage is the set up violations. If we are unable to fix the set up violations at this stage, we may not be able to fix them in the PnR stage. In such a case, we will have to change our logic of the design!!

biju4u90, your answer is perfect.

We usually dont check the Hold till the Clock-tree is built. The main reason is, for the Hold, we need to know the exact Skew vaule.

Not open for further replies.

Part and Inventory Search

Welcome to