Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Histogram equalization hardware diagram for implementation in verilog hdl

Status
Not open for further replies.
V

vickyuet

Member level 2
Joined
Oct 3, 2006
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
pakistan
Activity points
1,691
dear all,

I know the working of histogram equalization algorithm, but i need to implement it in verilog HDL.The problem is that i am unable to draw
the hardware level diagram/design of algo but i am sure i can implement it on HDL once i got the working diagram.

Can anyone give me the hardware diagram of histogram equalization diagram?

Regards,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top