Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] High Z value in post-layout simulaiton using VCS

Status
Not open for further replies.
L

liwei039

Newbie level 6
Joined
May 9, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,355
Hi, all

when I using VCS to run post-layout simulation, I found some signal is High Z value in the beginning, but when I using ncverilog, there is no such issue. why?
In VCS, I found a BUF output is Z value whatever input is 0,1 or X value.There is no force or other reason to make this signal to Z value.
How to fix this issue or bapass it ? Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top