Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There are a lot of e-books at "e-books upload/download". Search for high speed digital design, signal integrity. You'll need to learn issues like how to control impedance of traces between high speed digital components, how to work with power planes, how to work with diffrent types of logic families, EMI issues, ESD protection (if you want to pass international compliance tests with your design). If you want to learn how to work with high speed ECL/NECL/PECL families, go to www.onsemi.com . A lot of books and appnotes related to these families are available for download.
Before you delve into the high speed stuff you need to build up some background how we got there i.e., what are the basic issues for signal integrity, power and grounding that cause the EMI. Unless and until you do designs < 100 MHz appreciably, high speed stuff would remain a fantasy.
The books on high speed are good ones but real stuff is best learnt by doing it.
emi emc has more to do with rise and fall times of the chip.
u can say that emi-emc is a trouble only if ur bus speed is above 100MHz, but modern day processors are fabricated on latest fab having small die sise and process tech. this resultes in faster turn on and turn off times. this takes u to 100 mhz band even if u are working at 40MHz