Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

High-Speed Comparator

Status
Not open for further replies.

chanchg

Junior Member level 3
Joined
Mar 4, 2005
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,525
I have to design a fully-differential high speed comparator with following specs

1. CMIR 1.2V to 2.5V
2. Overdrive Voltage 0.3V
3. Propagation Delay of 0.6ns.
4. Less than 1ns rise and fall time when terminated with 300Ohm at 5V.
5. Input signal freq varies from Dc to 220Mhz

Process is 0.35u CMOS

Can any one suggest the topology and design method for above comparator?

Regards
 

Since this is high speed, you can go for a preamp and latch type of comparator.
 

(3) Propagation Delay of 0.6ns.

This spec I don't think can be achievable
Think of a simple inverter in 0.35um, can u archieve a comparator comparable to an simple inverter?

Maybe the spec is wrong
 

0.6ns Prop delay, @300ohm load and 1ns Tr/Tf on 0.35um Cmos ..hmm i too dont think its acheivable
 

What resolution you need ? You can use double feedback latch for your specs.
 

I think you can use clocked amplifier especially if it's a part of receiver system
Rania
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top