Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

High Frequecy physical desgin challenges

Status
Not open for further replies.

Gaurav.jain88

Newbie level 1
Newbie level 1
Joined
Oct 18, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,285
What are the challenges one can face while moving from low frequency of 100MHz to 1GHz. Please explain in terms of Placement, CTS, routing, Timing.
 

Hi Gaurav,

Challenge can be many I would specify few.
1. Placement : As frequency increase then PD engineer gets shorter time period per cycle b/w FF which will result in tight constraints... Need a placement strategy by PD engineer.
2.. CTS... If your placement is not good then you have high skew and latency.
3. Routing : Routing congestion .. GRC map
4. Timing: Even if your placement cells are near and they are violating by 50ps. engineer starts adding buffer or upsize the cells... which can result in increase in the utilization locally.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top