Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

High Fan out synthesis using DC

Status
Not open for further replies.

syed_dawood

Newbie level 4
Joined
Oct 19, 2012
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,333
Hi Guys ,

What is the difference between running synthesis WITH clock as dont_touch_network [ get_ports clk ] and running synthesis WITHOUT setting clock as dont_touch_network ??? From the timing reports show that clock in both the cases is ideal . PLZ help .

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top