Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
there is nothing like high fan in design..... you have to make sure the transition rates at each of the nets are "reasonable".... this will take care of timing as well...... as such high fanin gates are not very useful in the std cell library anyway