Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

high fan in cell design

Status
Not open for further replies.

amzad hossain1

Newbie level 1
Newbie level 1
Joined
Aug 23, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
1
please anyone help me about high fan in cell design..........
 

there is nothing like high fan in design..... you have to make sure the transition rates at each of the nets are "reasonable".... this will take care of timing as well...... as such high fanin gates are not very useful in the std cell library anyway
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top