Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

hich type of RESET(asyn or syn) will you prefer?

Status
Not open for further replies.

dinesh.4126

Member level 5
Joined
Feb 27, 2008
Messages
83
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,841
Reset

Hi,
Intverview question
In a Design which type of RESET(asyn or syn) will you prefer??
 

AdvaRes

Advanced Member level 4
Joined
Feb 14, 2008
Messages
1,166
Helped
113
Reputation
220
Reaction score
50
Trophy points
1,328
Location
At home
Activity points
7,442
Reset

Asynchronous Reset is better.
 

silencer3

Advanced Member level 4
Joined
Jun 3, 2003
Messages
112
Helped
17
Reputation
34
Reaction score
11
Trophy points
1,298
Activity points
1,057
Reset

Best Solution is "Assert RESET asynchronously and De-assert Synchronously"

Active Low or Active HIGH?
If active high reset is used, any noise on the reset line can cause a spike and this results in a reset. But if active Low reset is used, this can never happen. So active low is preferred. This is the case where the reset comes from external to chip, but if reset is internallly generated; then this may not be big issue.

Power point of view:
In cases where leakage is significant, active Low reset causes more leakage; as in in-active state the reset is active high and the transistor can leak slowly from high causing more leakage. So active high is preferred for low power.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top