Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Fixing the setup and hold violation depends upon your design and the how to do it will depend upon the tools you are using. Hold violations are generaly fixed by inserting buffers in the path which is failing. Setup fix is not that straight forward. you may try to change the drive strengths of the cells in the path which is failing.
Kr,
Aviral Mittal
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.