Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Verilog VHDL, no problem. I'm interrested only in the tcl scripting in particular the design constraints.
How to set them ?
How to choose clock uncertainty, frequency and Hold set up times for a DFF ?
Thanks in advance.