Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Hi-Active Latch with Asyncnous Lo-Active Reset Digital Standard Cell Characterization

Status
Not open for further replies.
G

gopi_vlsi

Junior Member level 1
Junior Member level 1
Joined
Mar 25, 2012
Messages
16
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Visit site
Activity points
1,372
AS part of my project im charecterizing the standard cell iv mentioned to start with i need a schematic i have the schematic in transmision gates
suggest me or guid me regading this is the circuit correct ?
 

Attachments

  • async reset latch.png
    async reset latch.png
    33.8 KB · Views: 128

is that transistor level schematic right . Or i should use any gate level one. suggest me
 

is that transistor level schematic right . Or i should use any gate level one. suggest me
 

hi, it is right;-)

oh, I should say it works, because there are many ways to locate the reset PMOS.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top