Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help: xilinx area constraint warning

Status
Not open for further replies.

sawaak

Full Member level 2
Joined
May 20, 2003
Messages
146
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
1,069
area constraint ratio

Hi,
i got the following warning while synthesizing in xilinx ISE 9.1.03.

WARNING:Xst:2254 - Area constraint could not be met for block <fft_ifft_serial>, final ratio is 298.

before the warning, the following lines appear.
Found area constraint ratio of 100 (+ 5) on block fft_ifft_serial, actual ratio is 303.
Optimizing block <fft_ifft_serial> to meet ratio 100 (+ 5) of 4656 slices :

what does that mean????

thanks
sawaak
 

found area constraint ratio of 100

if it is the area constraint then the FPGA u have selected is not having that much gates............try by changing ur selection of hardware
 

area constraint could not be met for block

it means that your design is taking 303 but it should take 105
so it's short by 298
so you have to change your code to fit your design on the hardware
 

xilinx xst:2254

The XST User Guide (I have 9.2i) has some words describing the area constraint ratio message in chapter "FPGA Optimization", section "Speed Optimization Under Area Constraint".
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top