Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
library ieee;
use ieee.std_logic_textio.all;
library std;
use std.textio.all;
architecture xxxx of yyyy is
file fin : text open read_mode is "<path to your hex file>";
process(zzzz)
variable rdline : line
variable hex : std_logic_vector(3 downto 0);
begin
while not endfile(fin) loop
readline(fin, rdline);
hread(rdline, hex);
end loop;
end process;
I guess google will also find some examples of reading files.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.