Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help regarding biasing in MOS amplifier circuits

Status
Not open for further replies.

anandkamra

Newbie level 4
Joined
Jan 4, 2010
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,330
Hi friends,
I am studing sedra smith and trying to clear my concepts in analog and I need your help.

At present I am studying topic Bisaing in MOS amplifier circuits in sedra smith (chapter 4 Page 280)

I understand fix bias techinque and its drawback.
I also unde stand other biasing techniques but: I don't understand drawbacks of other three biasing techniques:4.5.2 Biasing by Fixing VG and Connecting a Resistance in the Source
4.5.3 Biasing Using a Drain-to-Gate Feedback Resistor
4.5.4 Biasing USing a Constant-Current Source
I want to understand drawbacks of these three biasing techniques.
 
Last edited:

What is the point of writing this way "B I AS I N G I N M O S A M P L I FI ER C I RCU I TS " , it is unreadable.
Why don't you write it like BIASING IN MOS AMPLIFIER CIRCUITS so that it is actually readable?

Alex
 

Re: Help regarding Biasing in mos amplifier

I have improved post and heading could not be changed but message is changed
Hope this is ok?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top