Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

HELP PLEASE!! for Half phase bridge..

Status
Not open for further replies.

moonman

Newbie level 1
Joined
Aug 8, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
Hi there,

I am just trying to learn how an half phase bridge work. I built one using 6 nmos's on breadboard but for some reason.. even though i havnt connected the gates.. my psu shows a short :s.... is there any logical reason behind it??

then i went in to LT- spice (shown in attachment)... drew it up.. and it gives me weird results there aswell... regardless of the gates connected or nt.. there is always a voltage at the points where by A, B, C outputs are... so i cant create an High Low effect... which eventually i need to drive my BLDC..

so please share some advice in this matter ... on how to get ride of the short on psu.. and how to simulate it.. im using LT-spice for simulations
 

keith1200rs

Super Moderator
Staff member
Joined
Oct 9, 2009
Messages
10,877
Helped
2,064
Reputation
4,128
Reaction score
1,597
Trophy points
1,403
Location
Yorkshire, UK
Activity points
57,269
You should be using PMOS for the top transistors of each half bridge. The PMOS gate voltage needs to be 15V, relative to the 0V to turn them off.

Keith
 

    moonman

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top