Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help needed with fully differential amplifier design

Status
Not open for further replies.

Sudeep Banerji

Newbie level 4
Newbie level 4
Joined
Nov 25, 2014
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
0
Hi guys

I need to design a fully differential amplifier having CMFB with a large Gain Bandwidth product of around 3Ghz. Also the settling time has to be less than 5ns. Closed loop gain is 15. Can a folded cascode achieve this in 180nm technology? Would I need two stages? Please advice on the topologies which can be considered. Thanks!
 

3 GHz is quite high bandwidth. The question is about load capacitance and power consumption constraints.
RFC with additional features could be a good choice - for the last 4 years it was the main way to performance improvements (check papers for 2011-2014).
To ensure stability also feedforward compensation technique could be useful.

With two stages it will be very hard to obtain 3 GHz of GBW.
 

Hey Dominik

Thanks for the speedy reply and your insights. As for the power and load capacitance it is 10mW and around 60fF. I'll check out RFC and related papers and try to come up with something. Thanks!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top