help needed in fsm verilog code

[ali_bukhari]

i ve written a verilog coge for decoding manchester bits which are incapsulated in between sync bits and a parity bit ,i ve written this code using fsm can some 1 remove the logical error or temme why states r nt working?