Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help needed for the DCM Architecture

Status
Not open for further replies.

preet

Advanced Member level 4
Joined
Jan 10, 2005
Messages
112
Helped
7
Reputation
14
Reaction score
5
Trophy points
1,298
Activity points
902
Dear all,


I am curious to know abt the detailed/ BLOCK Level architecture of XILINX DCM block.
Please help me regarding this as i didn't find any document regarding the same.

Regards

Preet
 

anjosoviaj

Member level 1
Joined
Dec 25, 2007
Messages
38
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,533
Hi...

Please look into the chapter on clock management in any of the FPGA/CPLD user guides available in Xilinx. It explains the structure in detail..

Hope u find it...

Regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top