Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help needed for Digital Design (timing and power analysis)

Status
Not open for further replies.

wolfrain

Junior Member level 1
Joined
Nov 14, 2009
Messages
19
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Southampton
Activity points
1,454
At this moment I have finished testing my HDL design in simulation and synthesise it in Cadence Encounter RTL Complier. Then I have got the synthesised gate level .v file afterwards, and I simulated it in modelsim.

Also, I walked through a simple place and route in Cadence APR for

created a floorplan
placed the cells
Filled the gaps
Routed the signals
Power and Ground Rings
End Cap Cells

All of these are done automatically by following my supervisor`s notes. At last, I have got the .gds file.

But what is next?

He asked me to extract the detailed timing and power models, also complete timing analysis and power analysis.

What should I do for these?? I really have no idea...

Thank you in advance...I really appreciate for your helps. :)

regards,
wolfrain
 

Re: Help needed for Digital Design (timing and power analysi

after u are done with Synthesis and P&R , follow these steps

1) Do RC extraction ( Parasitic extraction) .
for eg. Synopsys Star-RC ( or Cadence Assura) Tool will do it.
It will generate spef files.

2) Run STA for Timing Analysis
for eg. Synopsys Primetime Tool will do it.
Input to it is your spef file and gate-level netlist

3) For Power Analysis , use Tools like Synopsys Primepower or Cadence Power meter.

google above keywords to know more about those tools and their functions.
 

Re: Help needed for Digital Design (timing and power analysi

koggestone said:
after u are done with Synthesis and P&R , follow these steps

1) Do RC extraction ( Parasitic extraction) .
for eg. Synopsys Star-RC ( or Cadence Assura) Tool will do it.
It will generate spef files.

2) Run STA for Timing Analysis
for eg. Synopsys Primetime Tool will do it.
Input to it is your spef file and gate-level netlist

3) For Power Analysis , use Tools like Synopsys Primepower or Cadence Power meter.

google above keywords to know more about those tools and their functions.

Thank you for your reply. :)

At this moment we do not have Synopsys software for this design, but Cadence RTL Complier and Encounter, Modelsim, etc.

In fact, in the Encounter, we have Timing option and Power options, but I have no idea how to use it.

I will check the help first.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top