Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help needed for Cadence Reliability (Device ageing) simulation in ADE Environment

BB11

Member level 4
Joined
Jan 4, 2010
Messages
70
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
1,798
Hello

Could any one please tell me , can reliability simulation in Cadence ADE be performed on post layout Test bench too? Is it possible to have a netlist which contains PEX- parasitic and ageing/ reliability data in it?

Thanks in advance
B
 

Akshaay

Member level 3
Joined
Jul 13, 2018
Messages
64
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Activity points
491
yes,and it is advised to run on post layout tb.
 
  • Like
Reactions: BB11

    BB11

    points: 2
    Helpful Answer Positive Rating

BB11

Member level 4
Joined
Jan 4, 2010
Messages
70
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
1,798
yes,and it is advised to run on post layout tb.
Thank you @Akshaay. Could you also please let me know is it possible to perform characterization using cadence liberate tool to generate a .lib file using the Aged netlist ( Reliability analysis netlist / aged data) ?
--- Updated ---

Yes, it can.
Thank you @Dominik Przyborowski . Could you also please let me know is it possible to perform characterization using cadence liberate tool to generate a .lib file using the Aged netlist ( Reliability analysis netlist / aged data) ?
 

Dominik Przyborowski

Advanced Member level 3
Joined
Jun 6, 2013
Messages
927
Helped
423
Reputation
848
Reaction score
414
Trophy points
1,343
Location
Norway
Activity points
6,931
Yes, it is possible and a way how to do it is described in Liberate AMS user guide.
 
  • Like
Reactions: BB11

    BB11

    points: 2
    Helpful Answer Positive Rating

BB11

Member level 4
Joined
Jan 4, 2010
Messages
70
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
1,798
Is it possible to use aging netlist in cadence tempus flow in addition to the other regular inputs of tempus (like verilog netlist, .lib etc)to determine timing? Intention is to see the impact of ageing behaviour on tiiming
--- Updated ---

Yes, it is possible and a way how to do it is described in Liberate AMS user guide.
Is it possible to use aging netlist in cadence tempus flow in addition to the other regular inputs of tempus (like verilog netlist, .lib etc)to determine timing? Intention is to see the impact of ageing behaviour on tiiming
 

antlhem

Member level 1
Joined
Dec 8, 2016
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
313
Is it possible to use aging netlist in cadence tempus flow in addition to the other regular inputs of tempus (like verilog netlist, .lib etc)to determine timing? Intention is to see the impact of ageing behaviour on tiiming
--- Updated ---


Is it possible to use aging netlist in cadence tempus flow in addition to the other regular inputs of tempus (like verilog netlist, .lib etc)to determine timing? Intention is to see the impact of ageing behaviour on tiiming
It is possible as long as you have the aging model of your device
 

Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top