Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me with Clock Tree Synthesis

Status
Not open for further replies.

no_mad

Full Member level 5
Joined
Dec 10, 2004
Messages
271
Helped
30
Reputation
60
Reaction score
11
Trophy points
1,298
Location
Naboo
Activity points
2,489
cts challenge

Hi all,

Need your opinion on synthesis. I need to do a Clock Tree Synthesis. Since my output signal is a pulse train and it is not a registered output. This signal goes to a combo logic (mux) before it’s goes out. Plus, this pulse train must sync with my main clock (posedge of sck).

Now, the questions are:
1. Do I need to do clock tree as well for this signal path?
2. If yes, please give me some suggestion or idea on how to do it?

FYI, this signal path is goes to a module, which contain only mux (combo logic) and it is a separate module.

Thanx in advance
 

CTS challenge

It diffcult to understand what u said!Or u can speak in detail with a figure!
 

Re: CTS challenge

Sorry for bad explanation.

Attached is the figure of this issue.
 

CTS challenge

create_generated_clock output -source main_clock in top level, thus Astro would make that output have same waveform with main clock's sync point like DFF's CK pin.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top