Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help me understand the JTAG concepts

Status
Not open for further replies.

ckshivaram

Advanced Member level 5
Joined
Apr 21, 2008
Messages
5,070
Helped
2,146
Reputation
4,298
Reaction score
2,087
Trophy points
1,393
Location
villingen (Germany) / Bangalore
Activity points
30,097
Hi;
I am new to JTAG concepts. PLease anyone explain me what happens when we JTAG a non functional board. How does JTAG setup bring up the board. What does JTAG load into the memory which starts the board.
I use renesas SH-4 processor and E10-A Jtag and QNX OS.
Reply even if it is not specific to my requirement,
How does JTAG bring up the board so that the required image can be flashed later.
I use a file with extension as .HDC file as JTAG script, I also have same file in .SRE format which i have to keep it in same directory as that of HDC. What are these files. what do they contain.
I am totally confused and did not get any satisfactory answer from the web.
PLease help.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top