Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help me in finding the gain of the buffer amp.

Status
Not open for further replies.

bharathr87

Member level 1
Joined
Jan 27, 2009
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,482
Gain of the buffer amp.

Can anyone plz help me in finding the gain of this ckt ...this is a buffer amp.
 

analog_match

Member level 2
Joined
Nov 4, 2008
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
USA
Activity points
1,641
Re: Gain of the buffer amp.

You are asking for the open loop gain?
 

bharathr87

Member level 1
Joined
Jan 27, 2009
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,482
Re: Gain of the buffer amp.

ya i want the open loop gain....
 

wpchan05

Full Member level 4
Joined
Feb 16, 2006
Messages
213
Helped
20
Reputation
40
Reaction score
4
Trophy points
1,298
Activity points
2,392
Re: Gain of the buffer amp.

bharathr87 said:
ya i want the open loop gain....

evey introductory textbook on analog cmos design will show you how.
 

kishore2k4

Full Member level 5
Joined
Jun 17, 2006
Messages
296
Helped
44
Reputation
88
Reaction score
10
Trophy points
1,298
Location
Middle Earth
Activity points
3,295
Re: Gain of the buffer amp.

In the circuit given, the gain is unity(closed loop).

The open-loop gain would simply be Gm*(RdsM8 || RdsM2). Since it looks like a 40nm process the channel length modulation is quite high and so the gain quite low. If possible try to use longer channel lengths. Also this can't be used as an accurate bufer. The circuit is not balanced(current-mirror load) so the systemic offset will be quite high.
 

analog_match

Member level 2
Joined
Nov 4, 2008
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
USA
Activity points
1,641
Re: Gain of the buffer amp.

Kishore,

My only question about your reply is that you mention "RDS" but RDS is generally notation for the channel resistance which is very low. Shouldn't it instead be ro, the electronic resistance, which is very high, correct?
 

kishore2k4

Full Member level 5
Joined
Jun 17, 2006
Messages
296
Helped
44
Reputation
88
Reaction score
10
Trophy points
1,298
Location
Middle Earth
Activity points
3,295
Re: Gain of the buffer amp.

analog_match said:
Kishore,

My only question about your reply is that you mention "RDS" but RDS is generally notation for the channel resistance which is very low. Shouldn't it instead be ro, the electronic resistance, which is very high, correct?

Rds is just the inverse of Gds(channel length modulation conductance). Ro(output resistance) in this particular case is the parallel combination of the PMOS Rds and NMOS Rds. Draw the small signal equivalent and it will be much more clear.

In most cases Ro is less than Rds because you usually have a drivng transistor and a load. It can be higher if you opt for cascode, gain boosting etc.
 

bharathr87

Member level 1
Joined
Jan 27, 2009
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,482
Re: Gain of the buffer amp.

guys its vry simple.....the formula is gm of nmos*(rout of nmos||rout of pmos)....this is the open loop gain of the 1st stage...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top