Non AMP

Help me generate 100Mhz differential clock from 20Mhz clock in common mode

Thread starter voho
Start date Nov 6, 2006

Status: Not open for further replies.

Nov 6, 2006

#1

V

voho

Full Member level 2

hi

in virtex i have a clock at 20mhz in common mode i would like
to generate 100mhz in differential mode thank s in advance

Nov 6, 2006

#2

M

mwmmboy

Full Member level 2

Re: differential clock

You need to use the clock outside the component or inside?
If you need it outside I suppse yu can use LVDS output.

Bye

Status: Not open for further replies.

Similar threads

G
SDC file for clock creation
- Started by gahelton
- May 8, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
M
Why do digital designs often need multiple clock domains?
- Started by matrixofdynamism
- Aug 3, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
Z
How to use the System Clock on Digilent Arty A7-100T in a way as easy as System Reset?
- Started by zzzhhh
- Jun 26, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL. rewrite FOR LOOP using FOR GENERATE
- Started by 4pi
- Oct 26, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
K
Spartan 6 generate out of phase clocks
- Started by knicklicht
- Dec 20, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design