Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me build a water overflow controller in CPLD

Status
Not open for further replies.

scorrpeio

Full Member level 5
Joined
Dec 26, 2006
Messages
286
Helped
10
Reputation
20
Reaction score
9
Trophy points
1,298
Activity points
3,496
I want to build water overflow controller in cpld.
Plz tell me the logic for condition of truth table below

a b y(o/p)
0 0 1
1 0 1
1 1 0
1 0 0

Thank you in advance
 

project in vhdl

Your first and last logic levels seems contradictory! for a-b as 1-0, you hav output as 1 and 0 respectively.. i.e you have two outputs for same condition of inputs.. which is not logical at all! Are there any other conditions? Or are the inputs sequential?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top