Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There are many rules of thumb,
Essentially, First, you have to make a proper plan about the priority of signal
routing.Second, proper planning of placement. Third, Inspect important aspect
of Isolation ( loop filters, TX/RX high energy signal trace..), grounding(PA for thermal, SAW for ground return current which affect out-band isolation much), filter component placement relative to IC pins( capacitor close to V control input of VCO, bypass capacitor near IC pin to avoid long cuurent loop accross layers).
Really sorry for no document, those comments I presented are experienced stuff, which may be one way you can reference, and believed to have some room to be improved and complemented. So, Thanks great for footprint !
Pls feel free to email(just for quick answer as I can) or post any thing you want to
have discussion with me.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
