Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help in pmos and nmos

Status
Not open for further replies.

mujju433

Full Member level 3
Joined
Jun 2, 2007
Messages
174
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,293
why nmos is efficient of 0 and pmos is efficient of 1?

And why pmos pulls the output to vdd why not vdd-vth?
Why nmos pulls the output to vdd-vth??
 

well refer to this post


nmos is efficient in 0 bec it is off and the power disipation is very low and the same for pmos in 1...
 

pmos conduct logic 1 perfectly. when logic '1' is applied to gate it does not conduct hence we get strong logic '1' and vice versa for Nmos
 

It is a matter of strong on polarization, nmos saturation is stronger than pmos, that is why they are preffered for draining current from an output rather than sourcing current toward an output.
 

Its due to the fact that NMOS's drain can go to 0V without affecting the Vgs...and similarly PMOS's drain can go to Vdd without affecting the Vgs... so we can have 0 to Vdd swing...
 

Usually we connect source of pmos to the Vdd, and the source of the Nmos to the ground, Do this to easily control current. If the bias voltage is high, Pmos is almost off, then Vout ~ Vdd => logic 1. And when the bias voltage is low, Nmos is off, then Vout ~ Gnd => logic is 0.
Regard.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top