Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[HELP] How to set maxdelay in NC-Verilog?

Status
Not open for further replies.

billjoy

Member level 1
Joined
Apr 19, 2005
Messages
33
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,569
Sorry for ask a stupid question
in VCS , we can use "vcs -f ....+maxdelay... "

but I dont know how to generate maxdelay/typedelay/mindelay waveform in
ncverilog
..ncxlmode -f SIM.f????

Q: In NC , How to set maxdelay/mindelay...
 

billjoy said:
Sorry for ask a stupid question
in VCS , we can use "vcs -f ....+maxdelay... "

but I dont know how to generate maxdelay/typedelay/mindelay waveform in
ncverilog
..ncxlmode -f SIM.f????

Q: In NC , How to set maxdelay/mindelay...

I believe it came from Verilog-XL style, hence even in ncverilog it should be: +maxdelay, please try:

ncverilog -help | grep maxde

HTH
Ajeetha
**broken link removed**
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top