Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[help] CPLD implementation

Status
Not open for further replies.

jjeevan007

Full Member level 5
Joined
Apr 13, 2012
Messages
311
Helped
44
Reputation
88
Reaction score
43
Trophy points
1,308
Location
bangalore
Activity points
2,781
hi,

i am new CPLD and FPGA,

i want to how to start with CPLD and

what are the software tools required,

if write a code for FGPA will it work for CPLD

Can i implement the Basic gate, Mux , Adders, Subtractor and Shift register using CPLD or not,


i think i may asked very stupid question because i am very new to this,

regards,
jeevan
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
49,398
Helped
14,437
Reputation
29,138
Reaction score
13,229
Trophy points
1,393
Location
Bochum, Germany
Activity points
284,302
Most programmable logic vendors, e.g. Altera, Lattice, Xilinx have free synthesis tools that support both CPLD and FPGA. The said functions can be implemented with CPLD, but number of required logic elements respectively CPLD macro cells might seriously restrict the design size. You can implement a design first and then try out which device will be sufficient in the synthesis tool.
 

alexan_e

Administrator
Joined
Mar 16, 2008
Messages
11,895
Helped
2,021
Reputation
4,158
Reaction score
2,032
Trophy points
1,393
Location
Greece
Activity points
64,375
You may find this helpful
It explains some basics and has a few exampled using VHDL
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top