Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help: code VHDL for 4 bit up& dow couter use FF JK :(

Status
Not open for further replies.
V

Violet828

Newbie level 1
Joined
Nov 3, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
hello!
please help me with this problem:
A VHDL code for 4-bit up/down counter with jk flipflop with a first value.
exp: 5-> 15 reset ->5 (up)
or 10-->0 (dow) reset ->10
thanx :)
 

Homework assignment? How about trying it yourself?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top