Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

help: CMOS FOLDER circuit

Status
Not open for further replies.

aindejeje

Junior Member level 2
Joined
Sep 29, 2009
Messages
21
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,416
i try to design a cmos folder with 4x folding.
according to theory it should:
switch to HIGH at (vref1 and vref3)
switch to LOW at (vref2 and vref4)

but i got different characteristic.
i tried to vary sizing,regulate current at NMOS-source,and replace the PMOS with conventional resistors.but all produced almost the same output.
can anyone tell me whats wrong with it? :?:

here is my SPICE code:
Code:
vvdd      vdd	0   2.5
vvref1    vref1   0   0.5
vvref2    vref2   0   1
vvref3    vref3   0   1.5
vvref4    vref4   0   2

VIN VIN GND PWL (0 0 1u 2.5)

.tran/op 10n 1u
.print	V(v+,v-) V(vin)

.END
 

kickbeer

Full Member level 3
Joined
Nov 7, 2008
Messages
162
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,356
hi jeje,

Which resolution should your ADC have?
 

aindejeje

Junior Member level 2
Joined
Sep 29, 2009
Messages
21
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,416
8bits~
probably reduce the resolution if it is too hard for me :cry:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top