Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help: about netlist extraction.

Status
Not open for further replies.

lcf0451

Newbie level 6
Joined
Sep 20, 2005
Messages
12
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,356
How to convert netlist extracted from layout to verilog format?
Anyone has the perl program and can send it to me?

Thanks
 

johnz

Member level 1
Joined
Jul 16, 2005
Messages
38
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,611
why convert to verilog. what is format of layout, what is format of netlist extract from layout.
 

lcf0451

Newbie level 6
Joined
Sep 20, 2005
Messages
12
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,356
I want to simulate the design.
Since the netlist extracted are only diode, not gate.
 

tarkyss

Full Member level 6
Joined
Aug 1, 2005
Messages
345
Helped
26
Reputation
52
Reaction score
9
Trophy points
1,298
Location
China
Activity points
4,185
you can use some lvs check tool to do it,
for example hercules of synopsys,
it can extract any devices and it depend on your ev file
 

joely2k

Member level 1
Joined
Dec 4, 2005
Messages
36
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,595
yeah if using hercules,

Can extract it in the runset and save to netlist database.....

then use the ev_netlist engine manually to extract to netlist file out (HERC) ... .NET
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top