Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm not very sure. For standard cell, VDD is put at the top and VSS is put at the bottom. So the height is determined by the edge of VDD and VSS routing.
I think :
1. wire pitch
2. available routing resource
3. target cell density in a certain area
4. target max circuit speed
decides some aspects of std cell's height
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
