HDLCompilers Verilog Error-Urgent

[uniquadrion]

Hello,
I have this error below and I cant identify why. Is it because it is in not Verilog format? If it is not, how can I convert it into verilog format with the same code? It is very urgent so if you help with this, I would be very happy. For some reason the code looks gray-ish and gives and error that I cant identify.



-Thanks

 

[sharath666]

By default, ports in verilog are wires. You cannot assign to wires in an always block. You have to define it as a reg.
Change it to "output reg ResultOut"

 

[ads-ee]

It's probably an old version of ISE so always @* will have to be changed to the old style always block with the fullvsensitivity list e.g. always @(list-of-RHS-signals)

 

[ads-ee]

sharath666, nice catch, but have any idea why all the code after always @ is grayed out? I don't use ISE's editor so I've never run across that behavior or have a clue why it would do that.

 

[sharath666]

Well, ISE is not my editor too. But I still use ISE sometimes to test/synthesize some random piece of code. But I don't observe this graying out of code.
Maybe uniquadrion can throw some light on that..