Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

HDL source code encoding-decoding

Status
Not open for further replies.

kalex

Newbie level 6
Joined
Jul 9, 2002
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
55
Hi, all,
I'd like ask this question. Does it possible (and "How to" if yes) to encode
VHDL source code of critical parts (like IPes library) of any project, while all project will still be available for normal compilation, simulation and
synthesis (by @ldec, Modelsim, LS, Synplify, etc). Maybe, like
@ltera megacores method? Anything else?
Thank in advance. :?:
 

adanshen

Member level 1
Joined
Apr 3, 2003
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
225
it seems that there is no the kind of common format temporary storage form,
as the gds
 

steshenko

Member level 3
Joined
May 31, 2002
Messages
62
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
392
IMHO it is not possible, because altera method use feature of altera tools. May be you need write a little utilities to encode/decode your sourse befor compilation or use only netlist for your core (use preroute core)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top