Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

HDL Coding for synthesis

Status
Not open for further replies.

uxarkirnamak

Newbie level 3
Joined
Mar 21, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
World
Activity points
1,312
Hello!

I's studying electronics and use Synopsys Digital Design Flow. I have read that the HDL coding style greatly affects the circuit that is being synthesized with Design Compiler and in order to design an efficient system one should know the right RTL coding style for achieving the best results! But, unfortunately, I don't know any good manual or book that provides Verilog coding guidelines for synthesis with Design Compiler. Please help to find or share information about that!

Thanx in advance!
 

signbbs

Newbie level 2
Joined
Jun 26, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
Hi, i heard of some book from Synopsys. You could find it from internet
<Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,physical compiler and Primetime>
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top