Non AMP

have any one use pks to power reduce ?

Thread starter haifengyuyun
Start date Jul 2, 2004

Status: Not open for further replies.

Jul 2, 2004

#1

H

haifengyuyun

Member level 1

how it it?

Jul 2, 2004

#2

S

skymusic

Member level 3

as powercompiler, use gate-clock for flipflop, add enable signal for some block, etc.

Status: Not open for further replies.

Similar threads

E
How to use generate statement Verilog?
- Started by er.akhilkumar
- May 14, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
T
Preverify in Formality. When to use it?
- Started by TonyLS
- Mar 21, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
E
[SOLVED] In backend , in which case, I can use the don't use cell ?
- Started by EDA_beginner0
- May 23, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
C
How to use Row Redundancy in eFlash？
- Started by cike128
- Jan 2, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
S
innovus power IO cannot connect with power ring
- Started by Starset
- Apr 17, 2024
- Replies: 11
ASIC Design Methodologies and Tools (Digital)