Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Hardware Design Tips and Tricks

Status
Not open for further replies.

jimjim2k

Advanced Member level 3
Joined
May 17, 2001
Messages
996
Helped
23
Reputation
46
Reaction score
13
Trophy points
1,298
Activity points
7,270
hardware designing tips and tricks

Hi

Before simulating VHDL code behaviorally (we use Cadence Leapfrog VHDL) that is intended to be synthesized eventually, first get it to compile with Cadence Leapfrog (because we have many licenses for that), and then read it into Synopsys (only the Synopsys 'analyze' or 'read' command is necessary, you need not synthesize the design to get the important warning mentioned below) and look for warning and error messages.

This also includes several tips on writing synthesizable code, at least for Synopsys VHDL Compiler and Design Compiler.

1. h**p://www.arl.wustl.edu/~jaf/hardware/tips.html

* -> t

tnx
 

arm_learner

Member level 2
Joined
Jan 6, 2004
Messages
42
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
322
hardware design tips

I am finding this kind of link~~
 

hisi_001

Newbie level 4
Joined
Jan 8, 2004
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
26
Where can get more books on Hardware Design.
-Rajesh
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top