Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Guide for doing STA in PT from Volcano database

Status
Not open for further replies.

mahanthesh

Junior Member level 3
Joined
Feb 21, 2006
Messages
25
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,449
Hello,

I have volcano database of the design (Magma tool). I want to do STA of the design in pt or ptsi can u pls help me how to get spef and verilog to load in ptsi
from volcano.

Can any one explain the procedure in steps to do sta in pt from volcano database.


Thanks in advance
 

Doubt abt sta in PT

FIRST OF U NEED VERILOG NETLIST WITH CONSTRAINT U NEED TO SET TO THAT DESIGN.
DETERMINE URSELF WHATS UR TIMING /AREA CONSTRAINTS.
READ MORE INFORMATION FROM PT USERGUIDE AND FOLLOW IT.
PT WONT REQUIRE PDEF FILES.
IT NEED NETLIST FILE IN VERILOG FORMAT
 

Re: Doubt abt sta in PT

you can load volcano into magma, wrote out spef file and verilog,also sdc file, then red into ptsi to do STA, it's not acurrate. in regular flow, you need wrote verilog netlist and gds2 or lef in magma, then using starRC to extract, generated spef file. then using initial constraint (for synthesis) , spef file by starrc and netlist by magma do STA in ptsi.
 

Re: Doubt abt sta in PT

take SDF , N/l and SDC from Magma and load in PT.
do after fix cell only
 

Re: Doubt abt sta in PT

what is this N/I?
why i should do after fix cell ?
 

Re: Doubt abt sta in PT

I think it should be "N/l" instead of "N/I"; stands for (Verilog gate-level) Netlist.
 

Re: Doubt abt sta in PT

ANALYSIS FLOW IN PT:
Read in design data (gate level netlist & associated tech libraries)
Constrain the design by sp. the clock char, input timing , output timing
Sp the envt & analysis condt such as case analysis setting, net delay
Check design data and analysis setup parameter
Perform full timing analysis and examine the results
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top