Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Most of the simulator programs have a capability to directly display the group delay - for example, by displaying in PROBE the results of an ac analysis from PSPICE you can command G(V(out)). This gives you the group delay as a function of frequency for the signal at node "OUT".