GLS (Timing Simulation) Issue

Status
Not open for further replies.
V

varthurravi

Newbie level 5
Joined
Jul 8, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,281
Activity points
1,350
Hi,

I have a Xilinx Zynq-based FPGA design that I am running timing simulation on.

RTL Simulation --- passes
Post P&R GLS (Without SDF) --- Passes
Post P&R GLS (With SDF) --- Fails (All outputs/registers stuck at 0)

Any clue what could cause this?

There are no timing violations in the simulation or P&R reports.
I have the timescale set to 100ps/1ps in TB and in all modules.
I have a 100ns delay inserted to take care of Xilinx GSR requirements.
The clock is running at 25 ns.

Thanks
RV
 

Do like the rest of us do...Debug the simulation.

Start with the fault and trace back to the cause of the fault. You may have to look at the signals inside the simulation primitives as it's likely you still have GSR problems in the simulation.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…