Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Glitches in clock gating cell

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,048
Helped
2
Reputation
4
Reaction score
4
Trophy points
38
Activity points
9,446
how exactly does glitch happen for rising-edge and falling-edge ICG ?
Note: TE signal is asynchronous to CLK

see the red 0 and 1 at the output

Why for the top version of rising-edge ICG, there is no X at the MSB of the latch output ?

falling-edge_ICG.png

rising-edge_ICG.png
 

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top