Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Glitch free High speed DAC topologies

Status
Not open for further replies.

MHML

Junior Member level 1
Joined
Jun 16, 2004
Messages
15
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
89
Hi dears,
In my design, DAC's output must be glitch free analog outs but i don't know witch topologies of DAC can be Glitch free and remained High speed?!
Glitch freeing methods can down speed of DAC?
Please send any your suggestions or new methods.

Regards.
 

iman_andeh

Newbie level 6
Joined
Feb 19, 2007
Messages
14
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,283
Activity points
1,377
hai larijani,

you can try to use current-steering DAC with unary-weighted selection... it's a high speed topology because it can drive a resistive load without any buffer needed..
 

    MHML

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top