rockykumar
Newbie level 5

I am designing a oscillator circuit. I run it for DC node voltages and surprisingly I got different node voltages at output clock port for a group of corners. Is it normal or something wrong in my circuit design? (Simulation done in IC6 version cadence spectre)